Abstract-Carry free arithmetic using higher radix number system such as Redundant Binary Signed Digit can be used to meet the demand for computers operating at much higher speeds. The computation speed can also be increased by using the suitable design of adder and multiplier circuits. Fast RBS D adder cells suggested by Neelam Sharma in 2006 using universal logic are modified in the proposed design by reducing the number of gates. Due to reduction in gate count, number of gate levels and hence the circuit complexity is also reduced. As multiplication is repetitive addition, the implementation time of the multiplier circuit will also be reduced to a great extent by using modified design of adder cell to add the partial products. These partial products are added using pipelined units to reduce implementation time further. Thus with the use of proposed RBS D adder, other arithmetic operations such as subtraction, division, square root etc. can be performed much faster. It is concluded that efficiency of the proposed RBS D adder and multiplier is improved as compared to the techniques conventionally used in high speed machines. Thus the proposed modified RBS D adder cell using universal gates can be used to design fast ALU with many additional advantages.
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I. INTRODUCTION
The circuits for arith metic operations like adder and mu ltip lier have long propagation time delay, limited range of bits and complexity in hardware. RBSD nu mbers is gaining much attention due to carry free addition property and thus fast addition [1, 2] . The computation time also depends upon the suitable circuit design [3] . Therefore it is highly desirable to construct efficient digital logic circuit. In 2006, N. Sharma p roposed the adder cell design using universal logic gates for fast addition [5] . In this paper the adder cells are modified and which further used for the co mputation of h igh speed adder and multiplier circuit.
Multiplication is the repetitive addition of the partial products [6, 7] . The partial p roducts generated can be reduced by applying RBSD booth's encoding technique [8] . The concept of pipelin ing is desirable to speed up the operation [9, 10] . Therefore for the fast mu ltip lication, reduced number of partial products are added simu ltaneously using proposed adder cell structure and addition is carried out in p ipelined structure due to wh ich the entire ALU operation can be fast. This paper emphasizes briefly about the RBSD addition in section 2. The concept of fast adder cell using universal logic is described in the sections 3. Section 4 gives comparison among the prev ious and proposed cell structures. An imp lementation and co mparison between CLA and RBSD adder upto 64 b it is made in section 5. Idea to design fast multip lier with the concept of pipelin ing is given in section 6. Finally in section 7 implementation and comparison of Wallace Booth Multiplier (W BM) and pipelined RBSD Mu ltiplier is presented.
II. RBSD ADDITION
Avizienis [1] in 1961 p roposed RBSD number system in which the d igit set (1, 0,) is used to represent numbers. The decimal value of RBSD nu mber can be calculated by following relation.
(1)
Let the number (10)10 can be represented in binary as Adder is the basic building b lock for the co mputation of all mathematical operations. Hence a carry free addition technique is desirable which achieved using following equations [1] .
(2)
These equations 2-4 gives the result of addition in three steps. There was no carry propagation chain as at the last stage of computation the digit w i '' and t i '' both never 1 or1 simu ltaneously. A number of any bit length can be added in constant time period.
The digital systems do not support the -1 logic therefore for the logic circu it design of RBSD Adder, Kal and Rajashekhar, 1990 has given following Boolean expressions 5-9 [11] . uniformity in the circuit and these circuits are inexpensive in manufacturing aspects and preferred by the logic designers. Keeping above aspects adder cell was designed using NOR-NOR logic and NA ND-NA ND logic as shown in figure 1 and 2 respectively. In these logic diagram the various inputs and outputs used from equations 5-9 are exp ressed as per table I. Th is cell was designed to add 1 bit RBSD number and the same circuit connected in parallel can be used to add n bit numbers. The delay time of these adder cells found less as compared to the previous adder cell developed using basic logic gates and suggested by Kal and Rajshekhar [11] .
Proposed Adder Cell design A mod ification has been made in the architecture of universal logic adder cell structure by reducing the gate count. The reduction in gate count is due to redesign of part of the circu it wh ich is giv ing intermediate output 
The above logic equation can be implemented using 4 AND and 1 OR gate. This logic equation can also be implemented using either 6 NOR gates or 5 NAND gates by replacing equivalent universal logic implementation of AND and OR gate. Hence the output d i produced by 3-input XOR gate have been achieved after 10 NOR gates (U15A to U24A) and passing the signal over 8 logic levels in the adder cell designed by N Sharma using NOR-NOR logic as shown in figure 1 . But in proposed modified design the same output can be achieved using 6 NOR gates (U5A, U11A, U15A, U16A, U18A and U19A) only and crossing the 3 logic levels as shown in fig 3 [4] . Similarly the output d i in NAND-NAND adder cell proposed by N Sharma shown in fig. 2 has been achieved after 8 NAND gates (U4A, U4B, U4C, U4D, U5A, U5B, U5C & U5D) and passing the signal over 7 logic levels. But in proposed modified design the same output can be achieved using five NAND gates (U7A, U7B, U7C, U8A & U6B) only Hence the Modified adder cell has been designed using reduced number of NOR or NAND gates.
IV. COMPARISON OF VARIOUS ADDER CELL
Hardware Figure 5 and Table II The FPGA imp lementation of these circuits is made on Spartan II XC2S50-5pq208. It is clear fro m the table III and figure 6 that the propagation delay time to get the addition result for one bit addition is less in modified architectures as compared to previous.
V. IMPLEMENTATION OF CLA AND MODIFIED RBSD ADDER
In this section the VHDL imp lementations of Carry Look Ahead (CLA ) Adder [12] and RBSD adder of n-bit is simulated on modelsim simulator and synthesized on xilin x pro ject navigator and their timing reports were observed for various values of n up to 64 bits.
A comparative graph between CLA and RBSD adder is shown in figure 7 . It is observed that the delay produced in RBSD adder is high compared to CLA init ially as the number of bits are less but as the number of bits increases CLA adder takes more time but in RBSD time remains constant which is very less for any number of bit additions. In CLA the add time increases gradually due to logic for carry calculation and hence hardware circuit changes with increase in bits. Hence for h igher bit length, RBSD adders are suitable due to carry free addition and same adder cell structure is used for the addition of any bit number.
VI. FAST MULTIPLIER DESIGN
Mu ltiplication is the most critical operation in every computational system. It is the repetitive addition of partial products. It involves two basic operations [7] .
1. The generation of partial products 2. Their accumulation to produce the final product.
Hence for speeding up the mult iplication process firstly there should be reduction in number of part ial products generated which can be achieved by Booth's encoding technique [6, 8] . Secondly the time needed to add these partial products which can be achieved by using the carry free SD p ipelined adders. This approach reduces the delay time immensely instead of carry save adder. The steps for mult iplication are detailed below. Take two binary numbers one multiplicand and other multiplier.
1. Convert the mu ltiplicands fro m two's co mplement form to RBSD representation (mult iplier is retained in two's complement form).
2. Generate n/2 RBSD part ial p roducts using Booth's bit-pair recoding technique on the n-bit two's complement multiplier and the RBSD multiplicand.
3. Add the partial p roducts pair wise by means of a binary tree of log 2 (n/2) levels of RBSD adders. As per the steps the multip licand is converted into two's comp liment form and then to RBSD form. Multiplier is also converted to 2's co mpliment form and then the partial products are generated as per Booth Bit pair recoding technique.
The partial products are added simultaneously using RBSD adders to generate the partial product sums. Log2 (n/2) levels of RBSD adders are required to obtain the product in RBSD. Finally the product is converted to 2's compliment form using CLA adder.
Pipelined design
The 16 x 16 fixed-point mult iplication units can be divided into six p ipeline stages as shown in figure 8 . Stage S1 generates the partial product and stage S2 converts the partial p roducts to RBSD nu mbers. Stages S3, S4 and S5 add the RBSD numbers. Here it is important to note that since RBSD adder delay time is independent of word length with increased complexity, stages S3, S4 and S5 will have the same delay time. Stage S6 is a CLA adder used to convert the RBSD number in two's complement form. Delay times of stages S1, S2 and S6 can be further adjusted. The pipeline is thus divided into six stages and the clock rate can be fixed as desired to give appropriate results. The pipeline unit for 16x16 bit mu ltip lication is shown in figure 8 . Fast addition techniques i.e. Booth's encoding, addition of partial p roduct using modified cell and pipelin ing will help in increasing the processing speed [9] , [14] . 
VII. IMPLEMENTATION AND T IMING ANALYSIS OF PIPELINED MULT IPLIER WIT H WBM
Pipelined RBSD mult iplier and Wallace Booth mu ltip lier (WBM) upto 16x16 bit length was simulated and synthesized using VHDL. The software used for simu lation was FPGA Advantage and that for synthesis was Xilinx Project Navigator. Simu lation output after mult iplication is shown in figure 10 and timing analysis between WBM and RBSD Multiplier is shown in figure 11 . The working of mu ltip lier is also verified using field programmable gate array XC2S50-5pq208. The delay time of the adder cell has been reduced in the modified architectures using NOR-NOR logic and NAND-NAND logic. The nu mber of gate counts has been reduced in the proposed adder cell and hence overall reduction in number of logic levels and inputs will also reduce the circuit complexity.
The efficiency of RBSD adder increases as bit length of the summands increases. The higher the bit length, the efficiency of RBSD adder is high as compared to CLA. The delay time of RBSD mult iplier is reduced using the pipelined design and fast RBSD adder cell for the addition of partial products. It is concluded that delay time of mu ltip licat ion is less in RBSD mu ltip liers as compared to Wallace Booth Multiplier and verified by the result of synthesis due to carry free addition using modified adder cell and pipelining.
Finally addition is the base for all the mathematical operations [13] , [15] , [16] like d ivision, recip rocation, square rooting, inverse square rooting etc., fast arith metic processor of higher bit length can be designed using proposed architectures of adder cell. Therefore the proposed modified RBSD adder cell is highly appreciable for the design of A LU of higher bit length. The new designs will be simpler, fast and will consume less power.
